0% Complete
Home
/
13th International Conference on Computer and Knowledge Engineering
Area-Efficient VLSI Implementation of Bit-Serial Multiplier Using Polynomial Basis over GF(2m)
Authors :
Saeideh Nabipour
1
Javad Javidan
2
Gholamreza Zare Fatin
3
1- University of Mohaghegh Ardabili
2- University of Mohaghegh Ardabili
3- University of Mohaghegh Ardabili
Keywords :
Area-efficient architecture،irreducible polynomial،bit serial multiplier،normal basis multiplier،GF(2m) multiplier
Abstract :
A finite field multiplier is a fundamental operation that can be widely applied in many areas such as error correction codes and signal processing. For these specific applications, the arithmetic unit that demands the highest amount of resources is the multiplier. This operation is particularly challenging as it necessitates a significant allocation of logical components. In this paper, a novel enhanced technique for multiplying serial in parallel out method and an interleaved approach for modular reduction are investigated. The proposed methodology presents an area efficient structure in contrast to alternative algorithms put forth in the existing scholarly work. The finite field multiplier's complexity is reduced in a specific architecture by utilizing the logic NAND gate. The effectiveness of the suggested framework is assessed by employing complexity metrics pertaining to time aspects such as latency and critical path, as well as hardware aspects such as the number of gate-latches. The suggested multiplier decreases area complexity for m = 163 by 17.46% when compared to one of the most area-efficient multipliers currently available. The multiplier that has been suggested demonstrates superior performance compared to the two most similar multipliers when considering both area and latency. This conclusion is based on an FPGA design that evaluated the three multipliers.
Papers List
List of archived papers
Sotfware defined content popularity estimation for wireless D2D caching networks
Maede Rezaei - AhmadReza Montazerolghaem
Hybrid Flow-Rule Placement Method of Proactive and Reactive in SDNs
Mohammadreza Khoobbakht - Mohammadreza Noei - Mohammadreza Parvizimosaed
Distinguishing Abstracts of Human-Written and ChatGPT-Generated Papers in the Field of Computer Science
Mohsen Arzani - Hamed Vahdat-Nejad - Matin Hossein-Pour
TrackMine: Topic Tracking in Model Mining using Genetic Algorithm
Mohammad Sajad Kasaei - Mohammadreza Sharbaf - Afsaneh Fatemi - Bahman Zamani
Intelligent Rule Extraction in Complex Event Processing Platform for Health Monitoring Systems
Mohammad Mehdi Naseri - Shima Tabibian - Elaheh Homayounvala
The Effect of Network Environment on Traffic Classification
Abolghasem Rezaei Khesal - Mehdi Teimouri
Fatty Liver Level Recognition Using Particle Swarm Optimization (PSO) Image Segmentation and Analysis
Seyed Muhammad Hossein Mousavi - Vyacheslav Lyashenko - Atiye Ilanloo - S. Younes Mirinezhad
Soccer Video Event Detection Using Metric Learning
Ali Karimi - Ramin Toosi - Mohammad Ali Akhaee
Speech Emotion Recognition Using a Hierarchical Adaptive Weighted Multi-Layer Sparse Auto-Encoder Extreme Learning Machine with New Weighting and Spectral/SpectroTemporal Gabor Filter Bank Features
Fatemeh Daneshfar - Seyed Jahanshah Kabudian
Designing a High Perfomance and High Profit P2P Energy Trading System Using a Consortium Blockchain Network
Poonia Taheri Makhsoos - Behnam Bahrak - Fattaneh Taghiyareh
more
Samin Hamayesh - Version 41.3.1