0% Complete
Home
/
13th International Conference on Computer and Knowledge Engineering
MIPS-Core Application Specific Instruction-Set Processor for IDEA Cryptography − Comparison between Single-Cycle and Multi-Cycle Architectures
Authors :
Ahmad Ahmadi
1
Reza Faghih Mirzaee
2
1- Dept. of Computer Engineering, West Tehran Branch, Islamic Azad University, Tehran, Iran
2- Dept. of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
Keywords :
ASIP،Single-Cycle Processor،Crypto Processor،Cryptography،International Data Encryption Algorithm
Abstract :
A single-cycle processor completes the execution of an instruction in only one clock cycle, albeit with a relatively long clock period. In contrast, although clock frequency is higher in a multi-cycle processor, it takes several clock cycles to finish an instruction. A crucial question, serving educational objectives as well, pertains to the performance of each solution. This paper presents a new Instruction-Set Architecture (ISA) for International Data Encryption Algorithm (IDEA) cryptography. The new design is an Application Specific Instruction-set Processor (ASIP) that supports both general-purpose and specific instructions. It is a single-cycle MIPS-core architecture with an average Clock per Instruction (CPI) of 1. Also, a comparative analysis is presented in this paper, highlighting the differences between the new processor and a comparable multi-cycle crypto processor. The FPGA implementation results show that both architectures have almost the same encoding/decoding throughput. However, the previous processor consumes nearly twice as many resources as the new one.
Papers List
List of archived papers
Non-Functional Requirement Extracting Methods for AI-based Systems: A Survey
Reza Damirchi - Amineh Amini
Experimental evaluation and comparison of anti-pattern detection tools by the gold standard
Somayeh Kalhor - Mohammad reza Keyvanpour - Afshin Salajegheh
Chaotic multi-population ABC algorithm based on memory and levy flight for solving dynamic job shop scheduling problems
Mohammad Ali Zarif - Javad Hamidzadeh
Bridging the Synthetic-to-Real Gap (BSRG): Creating Simulated Datasets for Domain Adaptation to Enhance Vehicle Detection
Behnaz Sadeghigol - Mohammad Ali Keyvanrad
Hybrid Flow-Rule Placement Method of Proactive and Reactive in SDNs
Mohammadreza Khoobbakht - Mohammadreza Noei - Mohammadreza Parvizimosaed
Iris Detection and Segmentation Using Deep Learning
Ali Khaki - Ali Aghagolzadeh - Bagher Rahimpour Cami
Dynamic Knowledge Enhanced Neural Fashion Trend Forecasting with Quantile Loss
Fatemeh Rooholamini - Reza Azmi - Mobina Khademhossein - Maral Zarvani
Intensity-Image Reconstruction Using Event Camera Data by Changing in LSTM Update
Arezoo Rahmati Soltangholi - Ahad Harati - Abedin Vahedian
MCRS-SAE : multi criteria recommender system based on sparse autoencoder
Amir reza Kalantarnezhad - Javad Hamidzadeh
Improving Machine Learning Classification of Heart Disease Using the Graph-Based Techniques
Abolfazl Dibaji - Sadegh Sulaimany
more
Samin Hamayesh - Version 42.2.1